CLAIMS

What is claimed is:

1	1.	A processor	comprising:
1		A PIOCOSSOI	comprising.

- a first local voltage regulator to be powered by a global voltage and to

 provide a first local voltage to power a first circuit of the processor; and

 a second local voltage regulator to be powered by the global voltage and

 to provide a second local voltage to power a second circuit of the

 processor.
- The processor of claim 1, wherein the first and second voltages are
 independently adjustable by the processor.
- The processor of claim 2, wherein the first voltage regulator includes a
 digitized resistor to be set by the processor.
- 1 4. The processor of claim 1, wherein the first local voltage is to be set to allow the first circuit to meet a timing requirement.
- The processor of claim 1, wherein the first local voltage is to be reduced independent of the second local voltage if the first circuit is inactive and the second circuit is active.

- The processor of claim 1, further comprising a port to receive the global
 voltage from an external voltage regulator.
- 7. The processor of claim 1, wherein the first voltage regulator includes an opamp, and the second voltage regulator includes an op amp.
- The processor of claim 1, wherein the first circuit includes at least a portion of a core of the processor and the second circuit includes at least a portion of a cache of the processor.
- 1 9. A computer system comprising:
- a discrete voltage regulator to provide a global supply voltage; and
 a processor including a plurality of local voltage regulators to be powered
 by the global supply voltage and to provide a plurality of local supply
 voltages for the processor.
- 1 10. The computer system of claim 9, wherein the local supply voltages are2 adjustable by the processor.
- 1 11. The computer system of claim 10, wherein the local supply voltages are to be
 adjusted in accordance with a power management policy.

1	12.	The computer system of claim 9, wherein the local supply voltages are to be
2		set to allow the processor to meet a timing requirement.

- 1 13. The computer system of claim 9, wherein each of the local voltage regulators2 includes an op amp.
- 1 14. The computer system of claim 9, wherein the local supply voltages include
 2 first and second supply voltages to power first and second circuits,
 3 respectively, the first supply voltage to be reduced independent of the second
 4 supply voltage if the first circuit is inactive and the second circuit is active.
- 1 15. A method comprising:
- enabling a processor to receive a global Vcc and to provide a first local
 Vcc and a second local Vcc to power first and second circuits,
 respectively, of the processor; and
 enabling the processor to independently adjust the first local Vcc and the
 second local Vcc according to a power management policy.
- 1 16. The method of claim 15, wherein independently adjusting the first local Vcc
 2 and the second local Vcc includes reducing the first local Vcc, independent of
 3 the second local Vcc, if the first circuit is inactive.

- 1 17. The method of claim 15, further comprising setting the first local Vcc to allow
 2 the first circuit to meet a first timing requirement.
- 1 18. The method of claim 17, further comprising setting the second local Vcc to allow the second circuit to meet a second timing requirement, the first local
- Wcc to be different than the second local Vcc.